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Transistor Switches using Active Piezoelectric Gate
Barriers
Raj K. Jana, Arvind Ajoy, Gregory Snider, and Debdeep Jena
Abstract—This work explores the consequences of introducing
a piezoelectric gate barrier in a normal field-effect transistor.
Because of the positive feedback of strain and piezoelectric
charge, internal charge amplification occurs in such an elec-
tromechanical capacitor resulting in a negative capacitance. The
first consequence of this amplification is a boost in the on-
current of the transistor. As a second consequence, employing
the Lagrangian method, we find that by using the negative
capacitance of a highly compliant piezoelectric barrier, one can
potentially reduce the subthreshold slope of a transistor below the
room temperature Boltzmann limit of 60 mV/decade. However,
this may come at the cost of hysteretic behavior in the transfer
characteristics.
Index Terms—Electrostriction, Electromechanical capacitor,
Piezoelectric barrier, Negative capacitance, PiezoFET, Subthresh-
old slope
I. INTRODUCTION
SCALING of the size of field-effect transistors (FETs) hasimproved their performance and integration densities in
integrated circuits for over two decades. Most conventional
transistors make use of a passive insulating barrier layer
between the gate metal and the semiconductor channel to
modulate the density of conduction channel electrons or holes.
Because the intrinsic properties of a passive gate barrier do
not change with the applied voltage, they impose certain
fundamental limitations on the resulting device performance.
One such limitation is the subthreshold slope, i.e. the gate
voltage required to change the drain current by an order of
magnitude [1], [2], given by SS = m × 60 mV/decade at
room temperature [3], [4]. Here, m = 1 + Csc/Cins is the
‘body factor’, Csc is the semiconductor channel capacitance,
and Cins is the gate insulator capacitance. In a traditional FET
switch with a passive gate dielectric such as SiO2, Cins > 0
and thus m > 1, which leads to SS > 60 mV/decade [4]. This
result, combined with circuit requirements for the on current
Ion and the on/off ratio Ion/Ioff establish a minimum supply
voltage Vdd, which does not scale in direct proportion with
feature size [1], [2], [5]. Scaling of Vdd has hit a roadblock,
giving rise to heat generation associated with the large power
dissipation density in ICs [1], [2], [6], [5], since the dissipated
power is proportional to the square of the voltage, Pdiss ∝ V 2dd
[2], [7]. Many ideas based on alternate transport mechanisms
in the semiconductor channel, such as interband tunneling, or
impact ionization are being explored to lower Vdd.
An interesting alternative is to replace the passive gate
barrier with an active one. A first proposal of an active
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ferroelectric insulator [3] predicts internal voltage gain: the
voltage across the gate insulator layer is larger than the applied
external gate voltage. The origin of internal voltage gain is
the collective alignment of the microscopic electric dipoles
in the ferroelectric layer in response to the external electric
field produced by the gate voltage. The alignment of dipoles
generates a voltage of its own, thus amplifying the voltage
that makes it to the semiconductor channel. Under appropriate
bias conditions [3], the insulator capacitance provided by the
ferroelectric is mathematically negative (Cins < 0), causing
m = 1 + Csc/Cins < 1 and SS < 60 mV/decade. Such
an active-gate FET then will require a lower gate voltage to
create the same charge as a conventional FET with passive
gate dielectrics [3], thereby facilitating device scaling.
In this paper, we explore the device consequences of us-
ing a piezoelectric insulator as the active gate barrier in a
transistor instead of the ferroelectric barrier. Piezoelectric gate
barriers are at the heart of commercially available III-nitride
heterostructure transistors [8], [9]. We first consider an active
compliant piezoelectric layer as the insulator in a parallel plate
capacitor. We find that this simple electromechanical capacitor
system exhibits a remarkably rich range of behavior. We show
that negative capacitance emerges as a natural response to
applied voltage. In this regime of negative capacitance, we
show that we obtain a higher charge than in a corresponding
capacitor with a passive dielectric. Non-trivial capacitance-
voltage behavior in such capacitors have also been reported
experimentally [10], [11]. Next, we port the parallel-plate
electromechanical capacitor to the gate capacitor of a FET.
We show how this piezoelectric gate stack enables a higher
on-current than in a transistor with a passive dielectric due
to internal charge amplification. Finally, building upon our
earlier proposals [12], [13], [14], we discuss the possibility of
using the negative capacitance regime of a highly compliant
piezoelectric barrier to obtain sub-60 mV/decade switching in
a transistor.
II. ELECTROMECHANICAL CAPACITOR
We begin by discussing the piezoelectric parallel-plate ca-
pacitor. Consider the parallel plate capacitor of area A shown
in Fig. 1 (a). The equilibrium thickness t0 of the piezoelectric
insulator layer sandwiched between the metal plates changes to
t = t0−δ when a voltage V is applied on the plates, as shown
in Fig. 1 (b). The strain is defined as s = δ/t0. The equal and
opposite sheet charges σm that develop on the metal plates
set up an attractive force between them, which strains the
insulator. This effect, called electrostriction, is the electric-field
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Fig. 1. (a) Schematic cross section of a parallel-plate electromechanical
capacitor with piezoelectric barrier layer of thickness t0 at V = 0 V, b) The
layer thickness shrinks to t0 − δ when voltage V is applied. Sheet charge
distribution ρ(z) with ±σm on the metal plates and surface charges ±σs on
the piezoelectric.
induced reduction of the thickness of a material; it occurs in all
insulators, whether or not the layer is piezoelectric. However
if the insulator is piezoelectric, the strain amplifies the surface
charge of the insulator. This mechanism sets up a positive
feedback between the thickness and the electric field, and
is responsible for the appearance of negative capacitance. To
find the capacitance in the presence of such electromechanical
coupling, one must first find the net metal charge σm as a
function of the external (battery) voltage, and then take its
derivative. This requires us to identify the surface charges
σs that develop at the surface of the insulator. The resulting
electric field profile is constant, equal to E = V/t, and the
voltage drops linearly across the insulator.
Maxwell’s boundary conditions across the metal-insulator
interface requires the normal components of the displacement
vector to obey Dd − Dm = σm. Dd is the displacement
field in the dielectric related to the surface charges σs by
Dd = ǫ0E + σs, where σs = (ǫd − ǫ0)E + e33s + σsp or
Dd = ǫdE + e33s + σsp. Here ǫd = ǫ0(1 + χd) is the net
dielectric constant of the piezoelectric layer, and χd is its
electric susceptibility. The electric field is E = V/t, where
t = t0(1 − s) is the thickness of the strained insulator layer.
We explicitly allow for both piezoelectric and spontaneous po-
larization for an active dielectric material. The strain-induced
piezoelectric contribution to the charge (to linear order) is
e33s, where e33 is the piezoelectric coefficient in units of C/m2
and s = δ/t0 is the strain along the field. The charge due to
spontaneous polarization is σsp, also in units of C/m2. Inside
the metal, Dm = 0. Therefore, we obtain the relation
σm = ǫd
V
t0(1− s) + e33s+ σsp. (1)
This relation illustrates how the strain s explicitly enters
the electrostatic relation between the metal charge and the
voltage across the capacitor. If one neglects the spontaneous
polarization (σsp → 0), piezoelectric effect (e33 → 0) and
strain (s → 0), we get σm = C0V , (with C0 = ǫd/t0),
the standard textbook formula of a parallel plate capacitor.
However, we note that one can turn off the spontaneous and
piezoelectric polarization by choice of material, and yet the
factor (1 − s) in the denominator will persist: this is the
electrostriction term.
The mechanical pressure P experienced by the insulator
is the electrical force F per unit area A. It is thus related
to the metal charge [15], [16] via P = F/A = σ2m/ǫd. To
linear order, the pressure depends on the strain via the stiffness
coefficient P = C33s, where C33 is in units of N/m2, or
Pascals. Thus, we obtain the strain as a function of the metal
charge: s = σ2m/ǫdC33. Substituting in Eq. 1 and rearranging,
we have the desired relation between the metal charge in
response to an applied voltage:
C0V = σm−σsp+(σsp − e33)
ǫdC33
σ2m−
1
ǫdC33
σ3m+
e33
(ǫdC33)2
σ4m.
(2)
The right hand side is a fourth order polynomial in σm,
and captures the electromechanical coupling physics. Let us
explore its consequences. The sheet charge on the metal
nm = σm/q from Eq. 2 is plotted as a function of the applied
voltage V in Fig. 2 for different sets of material parameters.
For example, e33 = 3.1 C/m2, ǫd = 15ǫ0 correspond to the
piezoelectric material ScxAl1−xN [17], [18]. The value of C33
is allowed to vary arbitrarily in order to investigate the range
of behavior of the piezoelectric capacitor. We also assume
σsp = 0. A non-zero value of σsp merely causes a horizontal
shift of the σm − V curve (see Supporting document). The
physics of the piezoelectric capacitor with σsp = 0 becomes
apparent by factoring Eq. 2 into
V =
q
C0
(nm)
(
1− nm
nη
)(
1 +
nm
nη
)(
1− nm
nπ
)
, (3)
where qnm = σm, qnπ = ǫdC33/e33, and qnη =
√
ǫdC33.
Setting V = 0 in Eq. 3, we obtain four real roots nm0 = 0,
+nη,−nη and +nπ. For a rigid (C33 →∞), non-piezoelectric
(e33 = 0) insulator, nη, nπ → ∞, whereupon we recover
σm = qnm = C0V , and the metal charge is a linear function
of voltage as shown in the green line in Fig. 2(a).
On the other hand, for a compliant non-piezoelectric in-
sulator, C33 > 0, and Eq. 3 reduces to a cubic equation
with roots 0,±nη at V = 0. This is in fact a prototypical
description of a nano-electromechanical switch [19]. The two
additional roots ±nη make the dependence of σm on V
nonlinear with two additional zero crossings. Multiple zero
crossings of the qnm − V curve mathematically guarantees
that there must be regions of negative slope d(qnm)/dV < 0.
This is shown in red in the flipped S-shaped curve of Fig.
2(a), where C33 = 1 GPa is assumed. In these regions, the
electromechanical capacitor has a negative capacitance.
However, the negative capacitance corresponds to very high
values of charge density(> 1014 cm−2) and strain s (> 0.3), as
shown in Fig. 3(a). Though rapid progress is being made in the
solid-state electrostatic gating of ever increasing carrier densi-
ties in semiconductors [20], methods to reduce the charge and
strain are desirable. Now consider the piezoelectric insulator
where C33 > 0 and e33 > 0. Notice that nη is independent of
e33. The root nπ depends on e33 and its location determines
the shape of the qnm − V curve. If e33 >
√
ǫdC33, then
0 < nπ < nη and negative capacitance appears in the two
charge segments [n1 = −nη, n2] and [n3, n4] shown in red
in Fig. 2. It is important to realize that piezoelectricity lowers
both the charge density (∼ 1013 cm−2) [inset of Fig. 2(a)]
and strain < 0.01 [Fig. 3(b)] at which negative capacitance
3−4
−3
−2
−1
0
1
2
3
4
x 1014
−12 −10 −8 −6 −4 −2 0 2 4 6 −8 −6 −4 −2 0 2 4
−4
−3
−2
−1
0
1
2
3
4 x 10
13
C
33
 = 1 GPa
є
d
  = 15є
0
σ
sp
 = 0 C/m2
t
0
 = 0.5 nm
Applied voltage, V (V)
S
h
e
e
t 
ch
a
rg
e
 d
e
n
si
ty
, n
m
 (/
cm
2
)
Not allowed
(strain > 1)
Dielectric
 qn
m
=C
0
V  
Not allowed
(strain > 1)
n
5
=n
η
n
4
n
2
n
3
V (V)
−0.2 −0.1 0
−2
0
2
4
13
x 10
Applied voltage, V (V)
Piezoelectric barrier
C
33
 = 0.01 GPa
e
33
 = 3.1 C/m2
є
d
  = 15є
0
σ
sp
 = 0 C/m2
t
0
 = 0.5 nm
d(qn
s 
)
 
/dV > 0
d(qn
s 
)/dV < 0
(b)(a)
n
π
e
33
 = 3.1 C/m2
e
33
 = 0 C/m2
−1−0.5 0 0.5 1
−4
−2
0
2
4
x 1011
V (mV)
n
3
n
5
n
4
n
2
n
1
Not allowed
(strain > 1)
Not allowed
(strain > 1)
n
π
0
n
3
0
n
3
n
1 
= - n
η
Fig. 2. a) Charge-voltage (qnm−V ) characteristic of the electromechanical capacitor. Various charge states such as the positive capacitance segments [n2, n3],
[n4, n5] where the slopes CPE = d(qnm)/dV > 0 are positive, and negative capacitance segments [n1, n2], [n3, n4] where CPE = d(qnm)/dV < 0 are
shown, b) The characteristics of a piezoelectric capacitor with a lower stiffness and more compliant barrier with C33 = 0.01 GPa makes negative capacitance
accessible at a lower charge ∼ 1011 cm−2, as shown in the inset.
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Fig. 3. Strain as a function of voltage in a) a non-piezoelectric insulator
layer with C33 = 1 GPa, e33 = 0 C/m2, t0 = 0.5 nm, and b) in a
piezoelectric insulator layer with C33 = 1 GPa, e33 = 3.1 C/m2. Strain s < 1
is physically accessible in solid state, where the remaining layer thickness,
t0(1 − s) > 0. Red (black) represents strain corresponding to the negative
(positive) capacitance charge states.
appears, compared to electrostriction alone. For vanishingly
small voltages around zero, the piezoelectric capacitor behaves
exactly like a parallel plate capacitor - a straight line. But
the additional benefit of the above coupling is the increased
charge density compared to a passive dielectric due to the
piezoelectric amplification - this effect will boost the on-
state current in a transistor. From Eq. 3, the piezoelectric
amplification is nm− C0Vq ≈
n2m
nπ
+... to leading order. Finally,
if we use a highly compliant piezoelectric, for example with
C33 = 0.01 GPa, negative capacitance can be accessed at very
low charge density ∼ 1011 cm−2, as indicated in Fig. 2(b).
These highly compliant piezoelectrics can potentially enable
the design of transistors with steep sub-threshold behavior,
but require new materials as will be described later. We also
remark here that Pauli’s exclusion principle of solid matter
and quantum compressibility restricts s < 1. Therefore for
piezoelectric insulators, the metal charge will be restricted to
−nη < nm < +nη. It may be possible to go beyond these
restrictions (s > 1, shown as dashed lines in Fig. 2) in gaseous
plasmas where charged ion plate ‘electrodes’ can pass through
each other. But we do not pursue that line of analysis here,
by restricting the discussion to solid metals and dielectrics.
III. TRANSISTOR WITH A PIEZOELECTRIC BARRIER
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Fig. 4. Schematic cross section of a transistor (“piezoFET”) with a
piezoelectric gate barrier, semiconductor channel such as Si, GaN or 2D
material, MoS2, and source and drain ohmic contacts. The gate capacitance
circuit is a series combination of the piezoelectric capacitance CPE and
the semiconductor capacitance Csc. Here intrinsic gate voltage V ′gs =
Vgs−IdRs, and intrinsic drain voltage V ′ds = Vds−Id(Rs+Rd), where Rs
and Rd are the source and drain contact resistances. The energy band diagram
is shown for the metal-piezoelectric-semiconductor stack of the transistor.
ψs = V ′gs − V = (EFs −EC)/q is the surface potential.
We now explore how the presence of the piezoelectric
capacitor in the gate of a transistor with a semiconductor chan-
nel changes the traditional characteristics. The semiconductor
channel could be formed of a gapped 2-dimensional crystal
such as MoS2, or a 3-D crystal semiconductor such as Si or
GaN. The semiconductor is characterized by the valley degen-
eracy gv of the conduction (or valence) band. We assume the
energy dispersion of each valley to be the same, characterized
by an effective mass m⋆ and spin degeneracy gs = 2. Carrier
transport in the semiconductor channel is assumed to be 2-
dimensional - which holds both for monolayer 2D crystals
and in field-effect transistors made of 3D semiconductors,
4Intrinsic Gate voltage, V
gs
’
 
  (V)
G
a
te
 c
a
p
a
ci
ta
n
ce
, C
g
 (
μ
F
/c
m
2
)
n
s (
cm
-2
)
V (V)
D
ra
in
 c
u
rr
e
n
t,
 I d
 (
m
A
/μ
m
)
Gate voltage, V
gs 
 (V)
Ballistic
GaN channel
300K
V
ds 
= 0.5 V
Piezoelectric
C
33
 = 1GPa
e
33
 = 3.1 C/m2
є
d
 = 15є
0
σ
sp
 = 0 C/m2
t
0 
= 0.5 nm
60 mV/dec
Dielectric
I
on 
~ 7.7%
(c)
−0.8 −0.6 −0.4 −0.2 0 0.2 0.4−2
−1
0
1
2
3
4
5 x 10
13
Piezoelectric
C
33
 = 1 GPa
e
33
 = 3.1 C/m2
є
d
 = 15є
0
σ
sp
 = 0 C/m2
V
gs
’
  
=  0 V
V
gs
’
  
= -0.3 V
Semiconductor
(GaN channel)
(b)
V
gs
’
 
= 0.3 V
Dielectrica
2
a
1
−0.3 −0.2 −0.1 0 0.1 0.2 0.30
5
10
15
20
25
Piezoelectric
C
33
 = 1 GPa 
e
33
 = 3.1 C/m2
є
d
 = 15є
0
σ
sp
 = 0 C/m2
t
0 
= 0.5 nm
Dielectric
GaN channel
300K
Piezoelectric
S.C channel 
C
PE
C
sc
}Cg
Gate metal
C
0
C
sc
/(C
0
+C
sc
)
(a)
V
gs
’
 
C
PE
C
sc
/(C
PE
+C
sc
)
Fig. 5. a) Gate capacitance Cg versus V ′gs for transistors with piezoelectric (solid line) and dielectric (dashed line) insulators, b) Graphical load line analysis
to obtain sheet carrier density ns for different V ′gs. Blue curves show the semiconductor charge for different V ′gs, green shows the metal charge in the case
of a passive dielectric, whereas red(black) shows the metal charge in the negative(positive) capacitance regimes of the piezoelectric capacitor. Intersections
a1 and a2 of the above characteristics define the operating points of the system, c) Transfer curve depicts the drain current Id versus Vgs at drain voltage
Vds = 0.5 V for GaN transistors with piezoelectric (solid line) and dielectric barriers (dashed line).
where transport occurs in a quasi-2D electron/holes gas. The
occupation of multiple 2D subbands can then be treated as
individual 2D channels - we consider a single subband model.
The semiconductor channel of length L and width W
is assumed to be connected to very low-resistance ohmic
contacts at the source and drain, as shown in Fig. 4. The
energy-band diagram in Fig. 4 shows the potential barrier
controlled by the voltage on the gate metal. Electrical charge
neutrality requires σm = qns, where ns is the mobile
carrier sheet density at the ‘top-of-the-barrier’ in the energy
band diagram along the length of the channel. The energy
band diagram from the metal to the semiconductor requires
qφB + qV −∆Ec + (EFs − Ec) = qV ′gs. By suitable choice
of materials, we assume that qφB = ∆Ec; if this is not the
case, the difference can be absorbed in a shift of threshold
voltage. When no drain voltage is applied, carriers in the
semiconductor are in thermal equilibrium with the source and
drain reservoirs, which for a parabolic 2D bandstructure means
qns = CscVth ln (1 + exp[(EFs − Ec)/kT ]), or EFs − Ec =
kT ln (exp[qns/CscVth]− 1), where Csc = q2gsgvm⋆/2π~2
is the density of states semiconductor capacitance, and the
thermal voltage Vth = kT/q. From the energy band diagram
in Fig. 4, the relation between the applied gate voltage V ′gs
and the voltage drop V across the piezoelectric insulator is
qV ′gs = qV + (EFs − EC). Here, (EFs − Ec)/q = (V ′gs −
V ) = ψs is the surface potential. Using the carrier density
expression and Eq. 2, the gate-induced charge qns in the
semiconductor channel is self-consistently calculated. Finally,
using this new dependence of charge on the voltages and the
piezoelectric coefficients, the current-voltage characteristics of
the piezoFET are obtained from the ballistic transport model
[21] incorporating the quantum contact resistances of 0.026
kΩ.µm [22] at the source and drain ends.
Fig. 5 shows the gate capacitance Cg = d(qns)/dV ′gs, and
device characteristics (I − V ) of a ballistic piezoFET with a
GaN channel (m⋆ = 0.2 m0, gv = 1 [23]). Fig. 5(a) shows
that a higher gate Cg is obtained in the piezoFET (solid line),
as compared to a FET with a passive gate (dashed line). The
higher Cg is due to the negative capacitance resulting from
piezoelectric charge amplification: CPECsc/(CPE + Csc) >
C0Csc/(C0+Csc) when CPE < 0. Fig. 5(b) depicts the solu-
tion of the piezoelectric and semiconductor charge equations
graphically, following the load-line approach (see [24]). The
blue lines depict charge in the semiconductor channel, and the
green, black, and red lines depict the charge drawn into the
metal from the battery. They must be equal to maintain global
charge neutrality, meaning the locus of intersections are the
operating points of the device. The green line is the charge
on the metal for a traditional passive gate dielectric, and the
red/black lines for a piezoelectric gate. When the transistor is
on (V ′gs ∼ + 0.3 V), an increase in the charge at point a2 in
Fig. 5(b) is seen for the piezoelectric compared to point a1
for a passive dielectric. This increased charge boosts the on-
current as depicted in Fig. 5(c), consequently improving the
Ion/Ioff ratio. This sort of piezoelectric amplification is an
interesting method to boost the on-current in any transistor.
Since much of the high-performance characteristics such as
gain and cutoff frequencies depend on Ion, corresponding
boosts can be expected in these parameters. This may be
specially useful for boosting the current in FETs made of
relatively low mobility channel materials. Note however in
Fig. 5(c) that this device still has a SS of 60 mV/decade. This
is because the negative capacitance regime is only accessible
for charge densities ≥ 1.5 × 1013 cm−2: at this high level
of charge, the transistor is in its on-state, rather than in the
sub-threshold regime.
Because the charge-voltage characteristic of the piezoelec-
tric capacitor is highly non-linear, it can have multiple inter-
sections with the semiconductor load line. Ref. [25] develops
a systematic procedure to understand such non-linear systems
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Fig. 7. a) Id versus Vgs curves at Vds = 0.1 V for a GaN channel piezoFET with a compliant piezoelectric with C33 = 0.01 GPa. A boost in the on-current
and sub-60 mV/dec SS (inset) are obtained as compared to a passive gate dielectric. b) Load line characteristics to explain the hysteresis with gate bias
voltages V ′gs, c) The calculated hysteresis in the transfer curve Id versus Vgs for forward and reverse sweeps is shown for a GaN channel piezoFET.
based on the Euler-Lagrange equations of motion (see support-
ing document for details). For this analysis, we define a free-
energy G in units of J/m2 for the piezoelectric-semiconductor
stack: G(σm, V ′gs) =
∫
V dσm+
∫
ψsdσm−σmV ′gs, where V is
the voltage drop across the gate insulator and ψs is the surface
potential. Minima in this free-energy landscape correspond to
stable charge solutions of the non-linear system. If there are
multiple minima, the actual solution σm = qns depends on
the previous state, or the history of the system.
For example, Fig. 6(a) shows the load lines and the corre-
sponding evolution of the free-energy landscape for different
V ′gs are shown in Fig 6(b). The shape of the energy landscape
changes with the applied voltage. There are two energy
minima in the range −0.35 < V ′gs < 0.35 V, and a single
minimum otherwise. Let us assume that there is no charge to
begin with on the capacitor, and ramp the gate from a negative
to a positive voltage. Until around V ′gs = + 0.35 V, the system
remains in the minimum corresponding to the lower charge
state (∼ 2.3× 1013/cm2) shown as a blue dot in Fig. 6(a) and
the inset of Fig. 6(b). But when V ′gs > 0.35 V it is driven into
the higher charge state shown as a black dot. Thus, provided
V ′gs < 0.35 V, the transistor displays no hysteresis in its I−V
characteristics.
It is pertinent here to note an important difference in
the nature of negative capacitance of the piezoelectric and
ferroelectric insulators. The ferroelectric capacitor possesses
negative capacitance at zero charge, whereas the capacitance
of the piezoelectric capacitor is positive at zero charge. This
property of the ferroelectric capacitor is exploited in achieving
SS < 60 mV/decade, since the semiconductor load line can
intersect the negative capacitance regime of the ferroelectric
characteristic at the very low charge densities corresponding to
6subthreshold operation of the transistor. Can a similar negative
capacitance be obtained in the SS regime (V ′gs < 0 V) using
piezoelectric gates? We explore this by tuning the piezoelectric
material properties.
We find that if a lower stiffness, highly compliant piezo-
electric barrier with C33 ∼ 0.01 GPa is used, it can enable
the reduction of the subthreshold slope below 60 mV/decade
and also boost the on-current. This is shown in Fig. 7(a).
Here negative capacitance is accessed in the subthreshold
region, shown by the operating point a1 in the load line
characteristics at V ′gs = -0.05 V shown in Fig. 7(b). The
on-state operation of this transistor corresponds to the higher
charge state determined by the operating point a2 in the
load line characteristics at V ′gs = 0.1 V. However, this also
results in hysteresis in the transistor characteristics with V ′gs
sweep, as shown in the Id − Vgs characteristics in Fig. 7(c)
which is calculated using the Lagrangian method. Hysteresis is
undesirable in purely switching applications, but desirable for
memory. Further, the strain in the higher charge states a2, a3 is
very close to 100%, which is not feasible in realistic materials.
If suitable new piezoelectric materials with ultra-low C33 and
high e33 could be developed (see Supporting Information
for various piezoelectrics with different C33 and e33), sub-
60 mV/decade switching can be achieved with hysteresis
with suitable choice of semiconductors. Investigation of other
transistor designs incorporating the piezoelectric barrier, such
as the quantum metal transistor [26] to eliminate the hysteresis
and reduce strain could be the focus of future work.
IV. CONCLUSION
We also emphasize that we have assumed linear piezoelec-
tric parameters in this work to keep the model simple and
yet capture the new physics. The non-linear material response
needs to be explored in future. To conclude, the behavior
of transistor switches using active piezoelectric gate barriers
was explored. Because of electrostriction and piezoelectricity,
negative capacitance is predicted to appear in a piezoelectric
capacitor. Using this negative capacitance and a ballistic trans-
port model, we predict that compliant piezoelectric barriers
can boost the gate capacitance and increase the on-currents
of transistors. Also, steep switching with sub-60 mV/decade
subthreshold slope is predicted when the negative capacitance
of the piezoelectric barrier is accessed in the off-state operation
of the transistor, and this steep behavior is predicted to be
assisted by hysteresis based on the Lagrangian method of
stability of the transistor system.
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2Supporting Information
Transistor Switches using Active Piezoelectric Gate Barriers
S1. σm − V RELATION OF PIEZOELECTRIC CAPACITOR WITH σsp
Following the same notation as the main text, the 4th order charge versus voltage σm − V relation of an electromechanical
capacitor is
C0V = σm − σsp + (σsp − e33)
ǫdC33
σ2m −
1
ǫdC33
σ3m +
e33
(ǫdC33)2
σ4m. (S1)
The right side is a fourth order polynomial in σm, and captures the electromechanical coupling physics. Writing σm = qnm
where nm is the sheet charge density on the metal and σsp = qnsp 6= 0, the polynomial factorizes to
C0V = qnsp(1− nm
n+α
)(
nm
n−α
− 1)(1− nm
nη
)(1 +
nm
nη
), (S2)
where n+α = (nπ +
√
n2π − 4nspnπ)/2, n−α = (nπ −
√
n2π − 4nspnπ)/2, qnπ = ǫdC33/e33, and qnη =
√
ǫdC33. The
four roots are characteristic sheet densities determined uniquely by the electromechanical coefficients and the spontaneous
polarization of the dielectric material. If nπ > 4nsp which is met if C33 > 4nspe33/ǫd, then all four roots are real. The effect
of spontaneous polarization σsp 6= 0 C/m2 is a voltage offset, which leads to left and right shifts of the qnm−V characteristics
(black and red curves) with respect to the characteristic (blue curve) with σsp = 0 C/m2, as shown in Fig. S1. These shifts
will move the threshold voltages of a corresponding transistor, and will also locally change the slopes of the charge-voltage
characteristics.
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Fig. S1. Charge-voltage (qnm − V ) characteristics of an electromechanical capacitor with piezoelectric barrier. Color lines (black, blue and red) show the
characteristics of capacitors for σsp = 0.2 C/m2, 0 C/m2, and -0.2 C/m2. σsp 6= 0 C/m2 leads to horizontal left and right shifts of qnm − V curve.
S2. BALLISTIC FET I-V MODEL
When no drain voltage is applied, carriers in the semiconductor are in thermal equilibrium with the source and drain
reservoirs, which for a parabolic 2D bandstructure means qns = CscVth ln (1 + exp[(EFs − Ec)/kT ]). From the energy band
diagram of metal-piezoelectric-semiconductor stack of a transistor (Fig. S2), the voltage division qV ′gs = qV + (E0Fs − Ec)
translates to the dimensionless equation,
e
Vgs
Vth = e
qF (ns)
C0Vth (e
qns
CqVth − 1), (S3)
where we have defined F (ns) = nsp(1− ns
n
+
α
)( ns
n
−
α
−1)(1− ns
nη
)(1+ ns
nη
). This equation must be solved to find the semiconductor
charge ns at a gate voltage Vgs. If the dielectric is piezoelectric but does not have spontaneous polarization, one must replace
F (ns) by Fpz(ns) = ns(1 − nsnη )(1 +
ns
nη
)(1 − ns
nπ
) to find the semiconductor charge in response to the gate voltage. This is
the major change to a standard Natori-type ballistic FET model [1] brought about by the piezoelectric gate barrier.
When a drain voltage Vds is applied, the carrier distribution in the ‘top-of-the-barrier’ point xmax in the energy band diagram
is split in two. In the ballistic limit of transport, the right-going carriers are in equilibrium with the source reservoir of Fermi
energy EFs, whereas the left-going carriers are in equilibrium with the drain reservoir EFd, and they are out of equilibrium
by EFs−EFd = qV ′ds. Note that E0Fs 6= EFs; the application of a drain bias causes a rearrangement of the carrier distribution
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Fig. S2. Schematic cross section of a transistor (“piezoFET”) with a piezoelectric gate barrier, semiconductor channel such as Si, GaN or 2D material,
MoS2 and source and drain ohmic contacts. Energy band diagram for the metal-piezoelectric-semiconductor stack of the transistor. For transistor operation,
we use ballistic transport model to calculate the transistor characteristics. The mobile sheet carrier density at the ‘top-of-the-barrier’ in energy band diagram
is controlled by Vgs through the piezoelectric gate barrier, and source and drain Fermi levels EFs & EFd are separated by Vds. Dashed circle shows the
k-space for carrier distributions at Vds = 0 and grey circle shows the k-space for carrier distributions at applied V
′
ds i.e. EFs −EFd = qV
′
ds. vg(k) is the
group velocity of carriers. Here, V ′ds = Vds − Id(Rs + Rd), where Rs and Rd are the source and drain contact resistances.
in the semiconductor channel. However, with good electrostatic design, one can ensure that the net carrier density at xmax is
the same as when V ′ds = 0. The carrier distribution in the k−space is depicted in Fig. S2; the dashed circle is the distribution
for V ′ds = 0, and the gray half-circles are the result of application of a drain bias, both in the T → 0 K limit. Defining
ηs = (EFs − Ec)/kT , vd = V ′ds/kT , we find that for maintaining the same carrier density, one must meet the condition
qns =
1
2CqVth ln(1 + e
ηs)(1 + eηs−vd), which yields
ηs = ln[
√
(1 + evd)2 + 4evd(e
2qns
CqVth − 1)− (1 + evd)]− ln[2] (S4)
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Fig. S3. Output characteristics depicts the drain current Id versus Vds at gate bias voltage Vgs = 0.2 V with a step of -0.05 V for GaN piezoFETs with
piezoelectric (solid line) and dielectric barriers (dashed line). A boost in the on-current is obtained for transistor with a compliant piezoelectric barrier than a
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Note that this is of a similar form as the seminal result on ballistic transistors by Natori et al [1], but the factor ns inside
the square root must be obtained from Eq. S3 to account for the electromechanical coupling self-consistently. By summing
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Fig. S4. Piezoelectric Materials with C33 and e33 coefficients. Table for different C33 and e33 coefficients of various piezoelectrics with corresponding
references. C33 and e33 values are obtained by literature review from listed references. e33 is extracted from a matrix relation of [e] = [C] ∗ [d] where [e]
(unit: C/m2) is the piezoelectric coefficient matrix, [C] (unit: N/m2) is the elastic stiffness matrix, [d] (unit: C/N) is the piezoelectric coupling matrix. These
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relation e33 (C/m2) = C33 (N/m2) ∗ d33 (C/N), in cases where e33 is not quoted in references. The arrow shows the desired piezoelectric materials to be
used for gate barriers of steep transistors.
over the group velocities of the k−states, the net current per unit width of the ballistic piezoFET is then given by the same
expression as in Natori [1]:
J = J0
(
F 1
2
(ηs)− F 1
2
(ηs − ηd)
)
(S5)
where J0 = qgsgv
√
2m⋆(kT )
3
2
2π~2 , and F 12 is the Fermi-Dirac integral of order 1/2.
The above expressions provide the complete electrical characteristics of a ballistic piezoFET at any temperature in a compact
model. We can obtain ns at any gate voltage Vgs fully accounting for the electromechanical coupling by solving Eq. S3. We
then find ηs at any given Vgs and Vds using Eq. S4, and finally find the drain current per unit width using Eq. S5. Fig. S3
shows the output characteristics depicting Id − Vds at different Vgs for GaN channel transistors with a compliant piezoelectric
(solid lines) and passive dielectric (dashed lines) barriers.
Fig. S4 describes different piezoelectric materials with C33 and e33 coefficients obtained by literature review from Refs. [2],
[3], [4], [5], [6], [7], [8], [9]. Compliant piezoelectric materials with parameter space such as lower C33 (higher compliance),
and higher e33 (higher piezoelectricity), shown by the arrow in Fig. S4 are useful for gate barriers of proposed steep transistors.
S3. ENERGY LANDSCAPE FOR PIEZOELECTRIC-SEMICONDUCTOR STACK: COMPUTATIONAL DETAILS
A. Definition of Free-Energy
Consider the circuit in Fig. S5, showing a piezoelectric-semiconductor stack connected to a voltage source via a resistor R
(units: Ωcm2). Both the piezoelectric insulator and semiconductor have non-linear charge (σm) - voltage (V ) characteristics,
denoted say by V = Vins = f1(σm) and ψs = f2(σm) respectively. A systematic method of studying the behavior of circuits
with non-linear elements uses the Euler-Lagrange equations [10]:
L(σm, σ˙m) = T ′ − U (S6)
U(σm) =
∫ σm
0
f1(σ˜m)dσ˜m
+
∫ σm
0
f2(σ˜m)dσ˜m (S7)
dσm
dt
( ∂L
∂σ˙m
)
− ∂L
∂σm
= V
′
gs −Rσ˙m, (S8)
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Fig. S5. Schematic of a system shows a piezoelectric-semiconductor stack, represented by a series combination of piezoelectric capacitance CPE and
semiconductor capacitance Csc connected to V
′
gs via a resistor R. ψs is the channel surface potential at the insulator-semiconductor interface.
where L(σm, σ˙m) is the Lagrangian, T ′(σ˙m) is the magnetic co-energy (in any inductors) and U(σ˙m) is the potential energy
in the capacitors in the circuit. For the circuit in Fig. S5, T ′ = 0, and we have
f1(σm) + f2(σm) = V
′
gs −Rσ˙m, (S9)
which under equilibrium (σ˙m = 0) gives V ′gs = f1(σm0) + f2(σm0). To determine whether σm0 is a point of stable/unstable
equilibrium, we write σm = σm0 +δσm0 for a small perturbation δσm0 , expand the Lagrangian as a Taylor series (upto second
order) about σm0 , and analyze whether the perturbation grows or decays with time:
˙δσm = −2 f
′
1(σm0 )+f
′
2(σm0 )
R
δσm = −δσm/τ (S10)
δσm(t) = δσm0 exp(−t/τ). (S11)
where f ′(σm) is the derivative of f(σm) w.r.t σm. The system is stable to perturbations if δσm(t) → 0 as t → 0, i.e. if
f ′1(σm0) + f
′
2(σm0) > 0. The above discussion motivates the definition of the free-energy G(σm):
G(σm, V
′
gs) =
∫ σm
0
[f1(σ˜m) + f2(σ˜m)] dσ˜m − σmV
′
gs. (S12)
From the carrier density expression in a semiconductor channel, ψs can be expressed as ψs = f2(σ˜m) =
Vth ln
(
e
˜σm
CscVth − 1
)
. Using the expressions of ψs and Vins = f1(σ˜m) in Eq. S12, the free energy G (unit: J/m2) is found to
be
G = α5σ
5
m + α4σ
4
m + α3σ
3
m + α2σ
2
m
+Vth
∫ σm
0
ln
(
e
σ˜m
CscVth − 1
)
dσ˜m − σmV
′
gs, (S13)
where α5 = e335C0(ǫdC33)2 , α4 =
1
4C0ǫdC33
, α3 =
(σsp−e33)
3C0ǫdC33
, α2 =
1
2C0
are material and geometric constants of the problem.
Note the internal energy is a non-linear function of the sheet charge σm, and is a linear function of applied gate bias voltage
Vgs. Then, all points of equilibrium satisfy ∂G/∂σm = 0, and further, points of stable equilibrium satisfy ∂2G/∂σ2m > 0.
B. Self-consistent solution
We make use of the Euler-Lagrange equation to calculate the I − V characteristics of the PiezoFET. The basic structure of
the self-consistent algorithm involves an outer loop that determines the voltage drop across the intrinsic FET (i.e eliminating
the voltage drops across the contacts). Inside this loop, we require the charge ns for the intrinsic gate voltage. To do this,
we solve the Euler-Lagrange equation (using the implicit Euler method for about 5τ ) to determine a good guess of charge
ns,guess at the present voltage, starting from the value of ns0 obtained at a previous voltage. ns,guess is then used in a fixed
point iteration scheme to determine ns, from which the current is finally calculated. We have not encountered prior use of this
Euler-Lagrange method for the calculation of hysteretic characteristics of electron device systems in an extensive literature
search, and intend to publish the detailed procedure in a follow-up report.
REFERENCES
[1] K. Natori, “Ballistic metal-oxide-semiconductor field effect transistor,” J. Appl. Phys., vol. 76, pp. 4880, 1994.
[2] F. Tasnadi, B. Alling, C. Hoglund, G. Wingqvist, J. Birch, L. Hultman, and I. A. Abrikosov, “Origin of the Anomalous Piezoelectric Response inWurtzite
ScxAl1−xN Alloys,” Phys. Rev. Lett., vol. 104, pp. 137601, 2010.
[3] K. Umeda, H. Kawai, A. Honda, M. Akiyama, T. Kato, T. Fukura, “Piezoelectric properties of ScAlN thin films for piezo-MEMS devices,” Micro Electro
Mechanical Systems (MEMS), 2013 IEEE 26th International Conference on., pp. 733-736, Jan 2013.
[4] S. Wilson, “New materials for micro-scale sensors and actuators. An engineering review”, Materials Science and Engineering. R, Reports, vol. 56, no.
1-6, pp. 1-229, June 2007, table 3.1 (page-27).
6[5] H. Cao, V. H. Schmidt, R. Zhang, W. Cao, and H. Luo, “Elastic, piezoelectric, and dielectric properties of 0.58Pb(Mg1/3Nb2/3)O3 - 0.42PbTiO3 single
crystal,” J. Appl. Phys., vol. 96, no. 1, pp. 549-554, July 2004.
[6] K. S. Ramadan, D. Sameoto, and S. Evoy, “A review of piezoelectric polymers as functional materials for electromechanical transducers,” Smart Mater.
Struct., vol. 23, pp. 033001, Jan. 2014.
[7] R. Kressmanna, “New piezoelectric polymer for air-borne and water-borne sound transducers,” J. Acoust. Soc. Am., vol. 109, no. 4, pp. 1412, April
2001.
[8] W. Heywang, K. Lubitz, W. Wersing, “Piezoelectricity: Evolution and Future of a Technology”; Springer: Verlag Berlin Heidelberg, 2008, chapter-6,
table 6.1.
[9] J.-J. Wang, J.-W. Tsai, and Y.-C. Su, “Piezoelectric rubber films for highly sensitive impact measurement,” J. Micromech. Microeng., vol. 23, pp. 075009,
May 2013.
[10] C. Cherry, “Some general theorems for nonlinear systems possessing reactance,” Philos. Mag., vol. 42, no. 333, pp. 1161-1177, Oct. 1951.
